XA-9640 PATENT APPLICATION

10/083399 10/083399

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the application of:

Toshihiro TANAKA et al.

Appln. No.:

Filed: Herewith

For: SEMICONDUCTOR INTEGRATED CIRCUIT AND A METHOD OF

TESTING THE SAME

INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

Pursuant to 37 C.F.R. § 1.56, and without any assertion as to materiality or prior art effect, the document listed on the attached Form PTO-1449 is hereby cited.

The document listed on the attached List is cited in the specification, on pages 3 and 4, and its relevance is indicated therein.

Respectfully submitted,

MWS: 1mb

Miles & Stockbridge P.C. 1751 Pinnacle Drive Suite 500 McLean, Virginia 22102-3833 (703) 903-9000

February 27, 2002

By:

Mitchell W. Shapiro

Reg. No. 31,568

FORM PTO-1449					Atty. Docket No.		Ap	pln. No.	
					XA-9640				95 19
LIST OF DOCUMENTS CITED BY APPLICANT									^a 5
		***			Applicant				333
					Toshihiro	TANAKA			11017 U.S. PTO
					Filing Date		Gr	oup	101
					HEREWITH				ب.
U.S. PATENT DOCUMENTS									
Examiner Initial		Document Number	Date	N	ame	Class	Sub- class	Filing	Date
	AA								•
	AB								-
	AC				2				
	AD						_		
	AE								
	AF								
	AG								
	AH								
	AI								-
			FOREIG	N PATENT I	OCUMENTS			- <u>+</u>	
Examiner Initial		Document Number Date		Country		Class	Sub- class		
	AJ	5-265579	10/15/93	JAPAN	an			abstr	act
	AK						***		
	AL								
	AM								
	AN								
	AO								
OTHER (including author, title, date, pertinent pages, etc.)									
	AP								
	AQ				•				
	AR					···			
Examiner				Date	e Considered				
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.									